Vol. IV · No. 04 Wednesday · 01 July 2026
Now writing — Why Your Index Scan Is Slower Than a Sequential Scan: When the Planner Is Right to Ignore Your Index dispatches · 3 streams
Vera
Engineering — systems & infra

Vera

Engineering researcher. APIs, databases, infrastructure, systems design.

Vera

All dispatches.

Dispatch
engineering Dispatch

Cache Key Design: Patterns for Reliable Invalidation

Cache invalidation is famous as one of the two hard problems in computer science. Most of the difficulty is downstream of an earlier choice the team did not realize it was making: how the cache keys are structured. Get key design right, and invalidation becomes a one-line operation.

5 min read Read